



Description

The FIR110N15PG uses advanced trench technology and design to provide excellent R_DS(ON) with low gate charge. It can be used in Automotive applications and a wide variety of other applications.



General Features

- V_DS = 150V, I_D = 110A
R_DS(ON) < 13mΩ @ V_GS=10V (Typ: 10 mΩ)
• Good stability and uniformity with high E_AS
• Special process technology for high ESD capability
• High density cell design for ultra low Rdson
• Fully characterized Avalanche voltage and current
• Excellent package for good heat dissipation

Application

- Automotive applications
• Hard Switched and High Frequency Circuits
• Uninterruptible Power Supply

PIN Connection TO-220AB



Marking Diagram



- Y = Year
A = Assembly Location
WW = Work Week
FIR110N15P = Specific Device Code

Package Marking And Ordering Information

Table with 6 columns: Device Marking, Device, Device Package, Reel Size, Tape width, Quantity. Row 1: FIR110N15P, FIR110N15PG, TO-220, -, -, -

Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Table with 4 columns: Parameter, Symbol, Limit, Unit. Rows include Drain-Source Voltage (V_DS), Gate-Source Voltage (V_GS), Drain Current-Continuous (I_D), etc.

**Thermal Characteristic**

Thermal Resistance, Junction-to-Case (Note 1)	$R_{\theta JC}$	0.39	$^{\circ}\text{C/W}$
---	-----------------	------	----------------------

Electrical Characteristics (TA=25 $^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	150	160	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=150V, V_{GS}=0V$	-	-	1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 200	nA
On Characteristics						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=40A$	-	10	13	m Ω
Forward Transconductance	g_{FS}	$V_{DS}=50V, I_D=40A$	50	-	-	S
Dynamic Characteristics						
Input Capacitance	C_{ISS}	$V_{DS}=25V, V_{GS}=0V,$ $F=1.0\text{MHz}$	-	16500	-	PF
Output Capacitance	C_{OSS}		-	1344	-	PF
Reverse Transfer Capacitance	C_{RSS}		-	1025	-	PF
Switching Characteristics						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=30V, I_D=2A, R_L=15\Omega$ $V_{GS}=10V, R_G=2.5\Omega$ (Note2)	-	20	-	nS
Turn-on Rise Time	t_r		-	130	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	50	-	nS
Turn-Off Fall Time	t_f		-	60	-	nS
Total Gate Charge	Q_g	$V_{DS}=30V, I_D=30A,$ $V_{GS}=10V$ (Note2)	-	377	-	nC
Gate-Source Charge	Q_{gs}		-	79	-	nC
Gate-Drain Charge	Q_{gd}		-	118	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_S=40A$	-	-	1.2	V
Reverse Recovery Time	t_{rr}	$T_J=25^{\circ}\text{C}, I_F=40A$	-	60	-	nS
Reverse Recovery Charge	Q_{rr}	$di/dt=100A/\mu s$ (Note2)	-	90	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


- Surface Mounted on FR4 Board, $t \leq 10$ sec.
- Pulse Test: Pulse Width $\leq 400\mu s$, Duty Cycle $\leq 2\%$.
- EAS condition: $T_J=25^{\circ}\text{C}, V_{DD}=75V, V_G=10V, L=2\text{mH}, R_G=25\Omega$
- $I_{SD} \leq 125A, di/dt \leq 260A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175^{\circ}\text{C}$

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:




3) Switch Time Test Circuit:







Typical Electrical And Thermal Characteristics(Curves)




Vds Drain-Source Voltage (V)
Figure 1 Output Characteristics



Tj-Junction Temperature(°C)
Figure 4 Rdson-Junction Temperature



Vgs Gate-Source Voltage (V)
Figure 2 Transfer Characteristics



Qg Gate Charge (nC)
Figure 5 Gate Charge




Figure 3 Rdson- Drain Current







Figure 6 Source- Drain Diode Forward




Vds Drain-Source Voltage (V)
Figure 7 Capacitance vs Vds




T_J-Junction Temperature(°C)
Figure 9 BV_{DSS} vs Junction Temperature



Vds Drain-Source Voltage (V)
Figure 8 Safe Operation Area




T_J-Junction Temperature(°C)
Figure 10 V_{GS(th)} vs Junction Temperature



Square Wave Pulse Duration(sec)
Figure 11 Normalized Maximum Transient Thermal Impedance



TO-220AB Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.400	4.600	0.173	0.181
A1	2.250	2.550	0.089	0.100
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.330	0.650	0.013	0.026
c1	1.200	1.400	0.047	0.055
D	9.910	10.250	0.390	0.404
E	8.9500	9.750	0.352	0.384
E1	12.650	12.950	0.498	0.510
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.650	2.950	0.104	0.116
H	7.900	8.100	0.311	0.319
h	0.000	0.300	0.000	0.012
L	12.900	13.400	0.508	0.528
L1	2.850	3.250	0.112	0.128
V	7.500 REF.		0.295 REF.	
Φ	3.400	3.800	0.134	0.150



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	