

40V N+P-Channel Enhancement Mode MOSFET

Description

The AP6G04LI uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

$V_{DS} = 40V$ $I_D = 6.3A$



$R_{DS(ON)} < 37m\Omega$ @ $V_{GS}=10V$ (Type: 30m Ω)

$V_{DS} = -40V$ $I_D = -6.1A$

$R_{DS(ON)} < 75m\Omega$ @ $V_{GS}=-10V$ (Type: 60m Ω)

Application

- Wireless charging
- Boost driver
- Brushless motor



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP6G04LI	SOT23-6L	AP6G04LI XXX YYYY	3000

Absolute Maximum Ratings ($T_C=25^\circ C$ unless otherwise noted)

Symbol	Parameter	Rating		Units
		N-Ch	P-Ch	
V_{DS}	Drain-Source Voltage	40	-40	V
V_{GS}	Gate-Source Voltage	± 20	± 20	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	6.1	-6.0	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	4.9	-4.8	A
I_{DM}	Pulsed Drain Current ²	23	-22	A
EAS	Single Pulse Avalanche Energy ³	16.2	39	mJ
I_{AS}	Avalanche Current	18	-28	A
$P_D @ T_A=25^\circ C$	Total Power Dissipation ⁴	1.67	1.67	W
T_{STG}	Storage Temperature Range	-55 to 150	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	-55 to 150	$^\circ C$
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	75		$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	30		$^\circ C/W$

40V N+P-Channel Enhancement Mode MOSFET

N-Channel Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	40	44	---	V
$\Delta BVDSS/\Delta T_J$	BVDSS Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	---	0.032	---	V/ $^\circ\text{C}$
RDS(ON)	Static Drain-Source On-Resistance ²	$V_{GS}=10V, I_D=4A$	---	30	37	m Ω
		$V_{GS}=4.5V, I_D=3A$	---	40	50	
VGS(th)	Gate Threshold Voltage	$V_{GS}=V_{DS}, I_D=250\mu A$	1.0	1.5	2.5	V
$\Delta V_{GS(th)}$	$V_{GS(th)}$ Temperature Coefficient		---	-4.5	---	mV/ $^\circ\text{C}$
IDSS	Drain-Source Leakage Current	$V_{DS}=32V, V_{GS}=0V, T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{DS}=32V, V_{GS}=0V, T_J=55^\circ\text{C}$	---	---	5	
IGSS	Gate-Source Leakage Current	$V_{GS}=\pm 20V, V_{DS}=0V$	---	---	± 100	nA
gfs	Forward Transconductance	$V_{DS}=5V, I_D=4A$	---	8	---	S
Rg	Gate Resistance	$V_{DS}=0V, V_{GS}=0V, f=1\text{MHz}$	---	2.4	4.8	Ω
Qg	Total Gate Charge (4.5V)	$V_{DS}=15V, V_{GS}=4.5V, I_D=3A$	---	5	---	nC
Qgs	Gate-Source Charge		---	1.54	---	
Qgd	Gate-Drain Charge		---	1.84	---	
Td(on)	Turn-On Delay Time	$V_{DD}=15V, V_{GS}=10V, R_G=3.3\Omega, I_D=1A$	---	7.8	---	ns
Tr	Rise Time		---	2.1	---	
Td(off)	Turn-Off Delay Time		---	29	---	
Tf	Fall Time		---	2.1	---	
Ciss	Input Capacitance	$V_{DS}=15V, V_{GS}=0V, f=1\text{MHz}$	---	452	---	pF
Coss	Output Capacitance		---	51	---	
Crss	Reverse Transfer Capacitance		---	38	---	
IS	Continuous Source Current ^{1,4}	$V_G=V_D=0V, \text{Force Current}$	---	---	4.5	A
ISM	Pulsed Source Current ^{2,4}		---	---	14	A
VSD	Diode Forward Voltage ²	$V_{GS}=0V, I_S=1A, T_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1、The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3、The power dissipation is limited by 150°C junction temperature
- 4、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

40V N+P-Channel Enhancement Mode MOSFET

P-Channel Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250uA	-40	-44	---	V
ΔBVDSS/ΔT _J	BV _{DSS} Temperature Coefficient	Reference to 25°C, I _D =-1mA	---	-0.018	---	V/°C
RDS(ON)	Static Drain-Source On-Resistance ²	V _{GS} =-10V, I _D =-3A	---	-62	75	mΩ
		V _{GS} =-4.5V, I _D =-2A	---	-81	100	
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =-250uA	-1.0	-1.5	-2.5	V
ΔVGS(th)	V _{GS(th)} Temperature Coefficient		---	2.5	---	mV/°C
IDSS	Drain-Source Leakage Current	V _{DS} =-40V, V _{GS} =0V, T _J =25°C	---	---	-1	uA
		V _{DS} =-40V, V _{GS} =0V, T _J =55°C	---	---	-5	
IGSS	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
gfs	Forward Transconductance	V _{DS} =-5V, I _D =-3A	---	5.8	---	S
Q _g	Total Gate Charge (-4.5V)	V _{DS} =-32V, V _{GS} =-4.5V, I _D =-3A	---	6.4	---	nC
Q _{gs}	Gate-Source Charge		---	2.1	---	
Q _{gd}	Gate-Drain Charge		---	2.5	---	
Td(on)	Turn-On Delay Time	V _{DD} =-20V, V _{GS} =-4.5V, R _G =3.3Ω, I _D =-3A	---	4.2	---	ns
T _r	Rise Time		---	23	---	
Td(off)	Turn-Off Delay Time		---	26.8	---	
T _f	Fall Time		---	20.6	---	
Ciss	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1MHz	---	620	---	pF
Coss	Output Capacitance		---	65	---	
Crss	Reverse Transfer Capacitance		---	53	---	
IS	Continuous Source Current ^{1,4}	V _G =V _D =0V, Force Current	---	---	-3.2	A
ISM	Pulsed Source Current ^{2,4}		---	---	-16.1	A
VSD	Diode Forward Voltage ²	V _{GS} =0V, I _S =-1A, T _J =25°C	---	---	-1	V

Note :

- 1、 The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2、 The data tested by pulsed, pulse width ≅ 300us, duty cycle ≅ 2%
- 3、 The power dissipation is limited by 150°C junction temperature
- 4、 The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

40V N+P-Channel Enhancement Mode MOSFET

N-Typical Characteristics




Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics

40V N+P-Channel Enhancement Mode MOSFET




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 10: Maximum Continuous Drain Current




Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case

40V N+P-Channel Enhancement Mode MOSFET

P-Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

40V N+P-Channel Enhancement Mode MOSFET




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Gate Charge Waveform



40V N+P-Channel Enhancement Mode MOSFET
Package Mechanical Data-SOT23-6-Double


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
C	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950 (BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0	8	0	8